1. Celero Communications, Inc.
  2. /
  3. Principal Analog Design Engineer
Sign in

Role description

Principal Analog Design Engineer

Celero Communications, Inc. logoCelero Communications, Inc.
SeniorityPrincipal
Salary$150,000–$250,000
LocationIrvine, CA
Posted8/17/2026
Engineering

Are you an Analog Design Engineer passionate about building the high-speed interconnect technology powering the next generation of AI? Join our fast-growing semiconductor startup and help develop disruptive mixed-signal solutions that enable tomorrow's AI infrastructure. We are seeking experienced Analog Design Engineers to architect, design, and deliver high-performance analog and mixed-signal circuits for next-generation transceivers and other critical high-speed functions. This is an opportunity to work alongside a world-class engineering team, tackle challenging design problems in advanced process technologies, and make a direct impact on innovative products from architecture through silicon.

Locations: Irvine, CA (HQ) | San Jose, CA | Vancouver, BC | Ottawa, ON

What You Will Do:
• High speed analog circuit design, such as high-speed broadband amplifiers (VGA, CTLE, DRV, etc.)
• Clock generation and distribution (VCOs, PLL, clock distribution, etc.)
• Fundamental analog blocks (bandgap references, LDOs, temp sensors, etc.)
• New techniques for the development of next generation optical transceiver
• Design of custom passive components, from concept to silicon implementation
• Supervise analog layouts within advanced process nodes
• System verification and circuit design spec creation
• Silicon bring-up, debug and support
• Team communication and documentation 

What You Will Bring: 
• Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience
• Should have strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks
• Experience with analog design and verification tools (Virtuoso, Spectre, ADE, and post layout extraction tools) is a must
• Experience in advance CMOS design and verification flows (tools to evaluate self-heating, electromigration, safe operating area)
• Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus
• Knowledge of the fundamentals on electromagnetism, lump models, and high frequency design
• Good understanding of analog layouts in FinFET and its effect on high-speed designs is a plus
• Strong communication and documentation skills

Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Relevant archetypes

Apply on Greenhouse
Save

Company info

Celero Communications, Inc. logo

Celero Communications, Inc.

Coherent Connectivity for Scaling AI Infrastructure

Celero Communications develops advanced coherent DSP solutions that enable high-bandwidth, low-power optical connectivity for AI infrastructure. Founded in 2024 by industry leaders from Marvell, Inphi, Broadcom, and ClariPhy, Celero combines deep expertise in analog design, digital signal processing, and system architecture to redefine how data centers connect and scale across large AI networks. The company is headquartered in Irvine, California, with design centers in Canada and Argentina.

Private companySeries CRecently raisedMega round
Founded2024
HQIrvine, United States
Size
51–200 employees
IndustrySemiconductor Manufacturing
Latest fundingSeries C · Sep 8, 2026
Investors
Atreides ManagementValor Equity PartnersCapitalG

Claim celero.inc

Work at celero.inc? Sign in to claim this org and manage its profile.

ThesisExploreTermsPrivacy
© 2026 Saywise Inc.